My ICASSP 2013 Schedule
Note: Your custom schedule will not be saved unless you create a new account or login to an existing account.
- Create a login based on your email (takes less than one minute)
- Perform 'Paper Search'
- Select papers that you desire to save in your personalized schedule
- Click on 'My Schedule' to see the current list of selected papers
- Click on 'Printable Version' to create a separate window suitable for printing (the header and menu will appear, but will not actually print)
Paper Detail
| Paper: | .8 | ||
| Session: | Design Methods for DSP Systems | ||
| Session Time: | Friday, May 31, 08:00 - 10:00 | ||
| Presentation Time: | Friday, May 31, 08:00 - 10:00 | ||
| Presentation: | Poster | ||
| Topic: | Design and Implementation of Signal Processing Systems: Algorithm and architecture co-optimization | ||
| Paper Title: | CYCLE EFFICIENT BIT RATE MATCHING FOR LTE-A WITH INSRUCTIONS SUPPORT | ||
| Authors: | Jui-Chieh Lin; University of Wisconsin-Madison | ||
| Yu Hen Hu; University of Wisconsin-Madison | |||